Abstract-Upon receiving the output sequence streaming from a sequential encoder, a decoder reconstructs the corresponding input sequence that streamed to the encoder. Such an encoding and decoding scheme is commonly encountered in communication, cryptography, signal processing, and other applications. Given an encoder specification, decoder design can be errorprone and time consuming. Its automation may help designers improve productivity and justify encoder correctness. Though recent advances showed promising progress, there is still no complete method that decides whether a decoder exists for a finite state transition system. The quest for completely automatic decoder synthesis remains. This paper presents a complete and practical approach to automating decoder synthesis via incremental Boolean satisfiability solving and Craig interpolation. Experiments show that, for decoder-existent cases, our method synthesizes decoders effectively; for decoder-nonexistent cases, our method concludes the nonexistence instantly while prior methods may fail. Case studies are also conducted in synthesizing decoders for linear error-correcting codes.
correction, line codes in Ethernet and radio-frequency identification, stream ciphers in symmetric encryption, and so on (Note that memoryless, or combinational, encoding/decoding can be thought of as a single-state finite state machine.) This paper considers the following encoding/decoding scheme. The encoder receives an input sequence and produces an output sequence; the decoder rederives the input sequence by lengthbounded partial observation of the output sequence.
As a decoder is usually harder to design than its corresponding encoder due to the fact that additional features (such as error correction) may need to be imposed, decoder design can be error prone and time consuming. Automating the process of decoder design may substantially reduce design cycle and improve circuit designers' productivity. Even if an automatically synthesized decoder would not match the same quality as a manual design, it could still be useful to justify whether the encoder is properly specified and to check if the manually crafted decoder is functionally correct. These reasons strongly motivate the study of automatic decoder synthesis.
Recently, Shen et al. [20] , [21] studied the decoder synthesis problem. A bounded decoder existence checking method was proposed [20] , where the checking is with respect to a prespecified parameter on observable output windows. If a decoder exists, an all satisfying (ALLSAT)-based procedure is invoked to compute and simplify the corresponding decoding functions. The necessity of prespecifying the checking bound prevents decoder synthesis from being a fully automatic process. A later attempt [21] got one step closer to unbounded decoder existence checking. Despite its soundness, the proposed checking is unfortunately incomplete. Essentially, there are cases that the checking never halts, in particular, when a decoder does not exist. Fig. 1 shows one such example, where a decoder does not exist, but the checking fails to decide. The problem results from the misconception that the notion of unique states [21] exactly captures the essence of decoder existence. However, there are state transition systems that consist of purely unique states and yet have no decoder as the example of Fig. 1 suggests. Nevertheless, the approach works well on practical design instances. This paper continues the quest for a sound and complete approach to automatic decoder synthesis. The main advances include the following results. First, a necessary and sufficient condition for decoder existence is identified. Second, a complete decoder existence checking procedure is proposed with guaranteed termination within O(N 2 ) iterations, where N is the number of states of a state transition system. Third, an 0278-0070/$31.00 c 2012 IEEE interpolation-based decoder synthesis approach is proposed, which eliminates the need for ALLSAT in enumerating all satisfying assignments and makes a decoder derivable along the existence checking. (Shen et al. [20] suggested as future work using interpolation-based relation determinization [10] for decoder generation. Our interpolation formulation for decoder synthesis can be more direct and simpler than the prior method [10] .) Fourth, two techniques, conjunctive normal form (CNF) encoding of disjunctive constraints and incremental time-frame expansion with reused looping constraints, are proposed to enhance the efficiency of incremental Boolean satisfiability (SAT) solving. Finally, we extend our method to synthesize error-correcting decoders of Hamming codes and convolutional codes. Experiments show that our algorithm successfully decides decoder existence, while the prior method may fail, and effectively synthesizes decoders if they do exist. This paper is organized as follows. Section II gives the preliminaries. Our main results on decoder existence checking and synthesis are presented in Section III. Implementation issues are discussed in Section IV. Extensions to synthesizing errorcorrecting decoders are studied in Section V. The proposed methods are evaluated with experimental results in Section VI. Section VII discusses our experience in decoder synthesis and verification, and potential decoder simplification. Finally, Section VIII concludes this paper and outlines future work.
II. Preliminaries
As conventional notation, the cardinality of a vector x = (x 1 , . . . , x k ) is denoted as | x| = k. For x being a vector of Boolean variables, its set of truth valuations is denoted as [[ x] ], e.g., [ [(x 1 , x 2 )]] = {(0, 0), (0, 1), (1, 0) , (1, 1)}.
A. SAT Solving and Craig Interpolation
Let V = {v 1 , . . . , v k } be a finite set of Boolean variables. A literal l is either a Boolean variable v i or its negation ¬v i . A clause c is a disjunction of literals. Without loss of generality, we shall assume there are no repeated or complementary literals appearing in the same clause. A SAT instance is a conjunction of clauses, i.e., in the so-called CNF. In the sequel, a clause set S = {C 1 , . . . , C k } shall mean to be the CNF formula C 1 ∧ · · · ∧ C k . An assignment over V gives every variable v i a Boolean value either 0 or 1. A SAT instance is satisfiable if there exists a satisfying assignment such that the CNF formula evaluates to 1. Otherwise, it is unsatisfiable. 1) Refutation Proof and Craig Interpolation: Assume literal v is in clause C 1 and ¬v in C 2 . A resolution of clauses C 1 and C 2 on variable v yields a new clause C containing all literals in C 1 and C 2 except for v and ¬v. The clause C is called the resolvent of C 1 and C 2 , and variable v the pivot variable.
For an unsatisfiable SAT instance, there always exists a sequence of resolution steps leading to an empty clause. Often, only a subset of the clauses of a SAT instance participates in the resolution steps leading to an empty clause. This subset is the so-called unsatisfiable core.
A refutation proof of an unsatisfiable SAT instance S is a directed acyclic graph (DAG) = (N, A) , where every node in N represents a clause which is either a root clause in S or a resolvent clause having exactly two predecessor nodes, and every arc in A connects a node to its ancestor node. The unique leaf of corresponds the empty clause. Modern SAT solvers, such as Chaff [14] and MiniSat [6] , are capable of producing a refutation proof from an unsatisfiable SAT instance.
Theorem 1 (Craig Interpolation Theorem [4] ): For two Boolean formulas φ A and φ B with φ A ∧ φ B unsatisfiable, there exists a Boolean formula ψ A referring only to the common variables of φ A and φ B such that φ A ⇒ ψ A and ψ A ∧ φ B is unsatisfiable.
The Boolean formula ψ A is referred to as the interpolant of φ A with respect to φ B . We shall assume that φ A and φ B are in CNF. So, a refutation proof of φ A ∧φ B is available from a SAT solver. Further, an interpolant circuit ψ A can be constructed from the refutation proof in linear time [13] .
2) Circuit to CNF Conversion: Given a circuit netlist, it can be converted to a CNF formula in such a way that the satisfiability is preserved [22] . The conversion is achievable in linear time by introducing extra intermediate variables. In the sequel, we shall assume that the clause set of a Boolean formula φ is available from such conversion.
B. State Transition Systems
We model a synchronous sequential circuit as a (finite state) transition system in terms of two characteristic functions I( s), representing the initial states, and T ( x, s, y, s ), representing the transition relation, where s, s , x, and y are referred to as the current-state variables, next-state variables, input variables, and output variables, respectively. In the sequel, we shall specify a transition system with its transition relation only when its initial states are immaterial. Moreover, as we are concerned about deterministic systems, we sometimes abuse the relation notation to mean the transition function
For For decoder synthesis to be discussed, we apply timeframe expansion on a transition system T ( x, s, y, s ), similar to bounded model checking [2] . In the sequel, the variable vector v instantiated at time frame t shall be denoted as v t .
With a slight extension, the transition relation unrolled at time t shall be denoted as T t to mean T ( x t , s t , y t , s t+1 ), where t can be positive or negative with respect to a reference time point at t = 0. Similarly, we let T * denote the transition relation the same as T except that variables x, s, y, and s of T are substituted with fresh new variables x * , s * , y * , and s * , respectively.
C. Problem Statement
Given an encoder in the form of a state transition system T , which transforms an input sequence to an output sequence according to the transition relation, the decoder to-be-synthesized aims to reproduce the input sequence by observing the output sequence.
For a decoder to be realizable, we shall base assumptions on the following facts. First, since the lengths of input and output sequences can be unbounded, decoding must be done online (processing data piece-by-piece serially) rather than offline (processing entire data at once). Second, since the decoder should have only finite memory, the input value at a time point should be decided upon observing only a finite portion of the output sequence. Third, in general, the input sequence cannot be recovered starting from the very first input value because, to determine the input value at time t, some output values before t need to be known. Therefore, a certain delay may be necessary before an input value can be uniquely determined. In certain applications (such as communicating and reactive systems) losing first few input values is immaterial. A decoder may or may not recover a certain prefix of an input sequence depending on whether or not past output values are needed.
For decoder synthesis, only the reachable nondangling states of a transition system T are of our interests. Given an exact or overapproximated care-state set S C , it can be exploited to accelerate decoder existence checking and improve decoder synthesis. (The care-state set S C can be generated by exact or approximated reachability analysis. For example, the latter approach was taken in [20] by time-frame expansion for dangling-state removal.) In the sequel, we shall simply assume that a care-state set S C is given. Moreover, we shall not distinguish a characteristic function and the set that it represents. (When care states are not known, we treat all states as care states, thus having characteristic function S C ( s) = 1.) Similar to the conventions T t and T * of T , we let S t C mean S C ( s t ) and S * C mean S C ( s * ). Another source of don't cares comes from inputs. Often, we are only interested in decoding a design under its certain operation modes. This paper assumes a transition system has been constrained to its proper operation modes from its original design. 
III. Main Algorithms
is unsatisfiable, where predicate "=" asserts the bit-wise equivalence of its two argument variable vectors and " =" asserts the corresponding negation. Intuitively, the input sequence of a state transition system can be reverse engineered if the input at some time point can be uniquely determined from its proximate output string. In essence, the parameter (n, p) defines an observation window on the output sequence for decoder synthesis. By sliding the window along an output sequence, the original input sequence can be recovered. (When n is nonzero, the first n values of an input sequence cannot be determined. Hence, in decoder synthesis it is desirable for n to be small.) For simplicity, unless otherwise said we shall assume that S C ( s) = 1 in the sequel.
Remark 1: For the sake of simplicity, (1) assumes the (n, p) observation window covers the 0th output o 0 . However, it is not a necessity. In fact, a decoder observing only future outputs, i.e., o t with t > 0, is possible to decide i 0 . On the other hand, there is no decoder that can refer only to past outputs, i.e., o t with t < 0, since past encoder outputs have no influence on future (uncontrollable) encoder inputs, assuming the environment reacts independently of the encoder's response. Observation window minimization will be discussed in Section III-B.
Formula (1) can be visualized as the circuit construction shown in Fig. 2(a) , where T is meant to be the transition function instead of relation. In the sequel, we call it the (n, p)-miter, denoted as M(n, p), of transition system T from the −nth to pth time frame. Hence, M(n, p) equally denotes (1) .
Notice that (1) tests decoder existence only with respect to a prespecified n, p parameter. Its satisfiability yields no conclusive answer to whether the decoder does not exist at all or the decoder exists at some larger n, p. When there is no decoder at all, the test for even larger n, p may continue forever. A terminate condition must be imposed to prevent infinite trials.
Lemma 1 asserts the necessary and sufficient condition for decoder existence.
Lemma 1: The decoder of a transition system T ( s, x, s , y) does not exist if and only if there exist two distinct inputs
] at time t = 0 that are consistent (in terms of input-output traces) with some same infinite output sequence
, constrained by the transition relation T . Proof: (⇐) The encoder input cannot be uniquely determined by output sequences of bounded lengths as this infinite output sequence provides a counterexample. This repetition makes the output sequences unboundedly extendable. Therefore, for those output sequences bounded from below (above), there exists a global lower bound l ≤ 0 (upper bound u ≥ 0) such that none of them starts before t = l (ends after t = u). Let l * and u * be the minimum lower bound and maximum upper bound, respectively, among all distinct input pairs i 1 0 and i 2 0 . By observing any output sequence with t = l * − 1, . . . , u * + 1, its corresponding input at t = 0 is unique. Thus, the decoder of T exists.
It is important to notice that the infinity of the output sequence must go in both positive and negative directions. A decoder exists if every output sequence consistent with two distinct inputs i 1 0 , i 2 0 , if unbounded in length, extends to infinity in only one direction. Based on Lemma 1, Theorem 3 lays the computational foundation for decoder existence checking.
Theorem 3: The decoder of a transition system T ( s, x, s , y) does not exist if and only if the formula
where
is satisfiable under some n, p. (L − n and L + p are defined to be false for n = 0 and p = 0, respectively.)
Proof: Consider T ∧ T * as the product transition system of T and T * . It induces state transitions in the product state
(⇐) The satisfiability of (2) 
be a satisfying state at time t = 0. The former suggests ( q 0 , q * 0 ) is in a loop of the product transition system T ∧ T * . As a consequence, a satisfying output sequence o −n = o * −n , . . . , o p = o * p can be infinitely extended in both positive and negative directions. By Lemma 1, the decoder does not exist. The latter suggests that ( q 0 , q * 0 ) is a state that can be reached by a loop satisfying L − n and can reach another loop satisfying L + p . Because of these two loops, a satisfying output sequence can be infinitely extended in both positive and negative directions, and thus the decoder does not exist as well.
(⇒) Consider the contrapositive. Suppose there is no n, p that make (2) satisfiable. It implies that any ( q 0 , q * 0 ) satisfying M(n, p) is neither in some loop, nor between two loops. Moreover, because T ∧ T * is a finite state transition system, any output sequence satisfying M(n, p) cannot be infinitely extended to both positive and negative directions. By Lemma 1, a decoder must exist.
Note that the looping constraint L ± n,p of (2) is not essential.
n,p is satisfiable, then there must exist some n ≥ n and p ≥ p making M(n , p )∧L − n ∧L + p satisfiable. This constraint, however, can be useful in shortening the witnessed counterexample to decoder existence. On the contrary, L
can be a transient state between two loops rather than in a loop.
2) Computation: By Theorems 2 and 3, the existence of a decoder for a given transition system T can be checked with the algorithmic flow in Fig. 3 . Among the three SAT solving instances of the procedure, the first and second follow from Theorems 2 and 3, respectively. The third, on the other hand, is optional. That is, if the second formula
) is unsatisfiable, then both n and p can directly be incremented by 1 to start a new iteration. Solving the third
, however, may result in better termination condition with smaller n and p as Proposition 1 suggests.
is satisfiable, then incrementing p (respectively n) only achieves the tightest increase on current (n, p) without missing any termination condition.
Proof:
, then a satisfying solution to it must correspond to a valid loop in the negative time frames while there is no valid loop in the positive time frames. Since the truth assignments in this loop can be arbitrary extended to the negative direction, the current satisfying assignment of
. Moreover, for this assignment, no new loop can be created in the positive time frames satisfying
Therefore, incrementing n can neither exclude the current satisfying solution, nor make this assignment a counterexample. On the other hand, even if incrementing n results in satisfiable
The procedure of Fig. 3 Fig. 3 terminates with n + p ≤ |S C | 2 . Proof: When no decoder exists, a counterexample must be in the form of either a loop or two connected (state-disjoint) loops in the product space of T ∧ T * . In either case, the transition span of a counterexample is upper bounded by |S C | 2 . Hence, n + p ≤ |S C | 2 . When a decoder exists, the unsatisfiability of M(n, p) can always be established whenever the transition span of the longest loop and the transition span of the longest connected two loops have been reached, which are both upper bounded by
The procedure of Fig. 3 always terminates with a correct answer.
Upon termination, however, the corresponding (n, p) may not be minimal because in a solving iteration, when the first SAT instance is satisfiable but not the second and third, the increment of both n and p is not tight. Essentially, in this case, we do not know whether incrementing p only or n only leads to a better solution. Nevertheless, for the decoder nonexistence case, the values (n, p) upon termination cannot largely deviate from minimal as Proposition 2 asserts.
Proposition 2: When decoders do not exist, the procedure of Fig. 3 terminates with n, p ≤ (n
is once satisfiable due to a permanent loop that eventually causes decoder nonexistence in the negative time frames (respectively positive time frames), the parameter n (respectively p) will be freezed and stop incrementing throughout the later iterations. Therefore, if the parameter (n * , p * ) corresponds to decoder nonexistence with two loops one in L − and the other in L + , then n = n * and p = p * . On the other hand, if the parameter (n * , p * ) corresponds to decoder nonexistence with one loop in L ± , then n, p ≤ (n * + p * + 1) because the corresponding values of vari-
is satisfied) and the corresponding values of variables (
is satisfied). Unfortunately, for the decoder existence case, it seems not easy to give a theoretical upper bound other than the trivial n + p ≤ |S C | 2 . On the other hand, the alternative procedure of Fig. 4 
Remark 2:
The values of n and p do not necessarily correspond to the cost of decoder implementation. Essentially, not all the outputs of an observation window are necessary for decoding. There is room for decoder synthesis to explore a minimal subset of { o −n , . . . , o p } to decode i 0 . In the decoder existence checking, both n and p start from 0 and increase by 1 until either a decoder is found or its existence is falsified. This increment permits simplification to the looping constraints of (3)- (5) . Consider the simplification of (3). Observe that n and p are simultaneously incremented only because of the unsatisfiability of
) can only be attributed to the extra equalities existing in L − n+1 but not in L − n . Formula (3) can, thus, be simplified to (6) . Similarly, we have (7) and (8)
As a result, the original quadratic numbers of equality constraints are reduced to linear. The looping constraints of (2) are shown in Fig. 2(b) in connection to the miter constraint M(n, p) shown in Fig. 2(a) . The equality signs in this figure signify the equality constraints imposed on the state variables among the time frames of M(n, p). 
B. Decoder Synthesis
When a decoder exists, we proceed synthesizing it under the (n, p) observation window returned by the above decoder existence checking procedure. The decoder can be synthesized for all bits x 0 at once or for every bit x 0 i ∈ x 0 one at a time. For the sake of optimality, we adopt the latter strategy. By synthesizing the decoding function f i for each bit x 0 i ∈ x 0 , the actual necessary window, specified by (n i , p i ) for some 0 ≤ p i ≤ p and −p i ≤ n i ≤ n, can be substantially reduced. Specifically, the formula
denoted M i (n, p, n i , p i ) must remain unsatisfiable as M(n, p). So, the corresponding decoding function f i to be derived by interpolation from the refutation proof of M i (n, p, n i , p i ) may have fewer support variables and a simpler circuit structure. The validity of synthesizing one decoding function at a time stems from the following fact. 
Then interpolant ψ A = y −1 ⊕y 0 , derived from the refutation proof of φ A ∧ φ B , corresponds to the decoder.
IV. Implementation Details
We discuss two implementation issues and their solutions. As a result, the SAT solving procedures of decoder existence checking and synthesis are made very effective.
A. CNF Encoding of Disjunctive Constraints
Disjunctive constraints are usually not easily convertible to CNF. Unfortunately, we encounter disjunctive constraints in two places: the vector inequality of M(n, p), i.e., x 0 = x * 0 , equivalently i (x 0 i = x * i 0 ), and the looping constraints of (2). One popular way of encoding disjunctive constraints to CNF is to represent disjunction using OR-gates and then perform circuit-to-CNF conversion. The main difficulty arises from the requirement of representing the constraints to be disjuncted as circuits as well even if they are readily in CNF. Complication adds on to further support incremental SAT solving. Rather we propose a simple solution without relying on circuit conversion.
The disjunctive constraints encountered in this paper are of the form ϕ 1 ∨ · · · ∨ ϕ , where ϕ i s are CNF formulas.
can be converted to CNF as
where c i s are fresh new variables. Proposition 5: Formulas (12) and (13) are equisatisfiable. Thereby, the vector inequality can be easily expressed in CNF.
In decoder existence checking, however, the disjunction list ϕ 1 ∨ · · · ∨ ϕ may increase over time, i.e., increases. To support incremental SAT solving, we further modify the above conversion and recursively define
for 0 = 1 and b 0 = 0. Proposition 6: Formula (13) and formula ∧ b are equisatisfiable.
Note that, since literal b can be asserted by unit assumption [6] , (14) is extendable to arbitrary for incremental solving. Thereby, the looping constraints can be incrementally expressed in CNF.
Example 4: Consider solving two SAT instances C 1 ∧ C 2 ∧ C 3 and (C 1 ∧ C 2 ∧ C 3 ) ∨ (C 4 ∧ C 5 ) in a row. By the above construction, we have
. To solve the first SAT instance, letting b 1 be in the unit assumption of 1 makes c 1 be implied. Thus, 1 reduces to the original formula C 1 ∧ C 2 ∧ C 3 . Subsequently, to solve the second SAT instance, we make unit assumption on b 2 in 2 , which in turn reduces to 2 
. The equisatisfiability between this formula and the second SAT instance can be seen from Table I . 
B. Incremental Time-Frame Expansion
Incremental time-frame expansion is commonly applied in bounded and unbounded model checking. The incremental approach works for decoder existence checking as they bear similar problem structures. There are different strategies of inserting a new time frame into an expanded array of time frames. Due to the looping constraints, in the decoder existence checking procedure of Fig. 3 we prefer the following insertion strategy.
For n to be incremented, a new time frame is inserted between the zeroth and the −1st time frames, rather than appending before the −nth. Effectively, the variables with original time indices t = −1, −2, . . ., and −n of (2) are relabeled with t = −2, −3, . . ., and −(n + 1), respectively. For p to be incremented, on the other hand, a new time frame is inserted between the zeroth and first time frames, rather than appending after the pth. Effectively, the variables with original time indices t = 1, 2, . . ., and p are relabeled with t = 2, 3, . . ., and p + 1, respectively. Moreover, the reconnection between the new time frame and existing time frames can be done via proper utilization of unit assumptions.
Under this strategy, all the clauses of looping constraints added before remain in use. Only two equality constraints (i.e., s −(n+1) = s 0 and s p+1 = s 0 for n incremented, and s −n = s 1 and s p+2 = s 1 for p incremented) need to be added per time-frame expansion. In contrast, if we were to append a new time frame at the end of the array, we would have to add (n + p + 2) looping constraints related to the new time frame added. It results in a more complicated formula and less effective reuse of learned clauses.
V. Case Studies
Our above discussion assumes the decoder receives accurate information from the encoder. We extend our horizon to study how our approach can be applied to synthesize errorcorrecting codes [15] . That is, the decoder may possibly receive noisy information, contaminated by an unreliable communication channel, from the encoder, and recovers the original message if the error is correctable. In particular, two families of linear codes are studied, including Hamming codes and convolutional codes.
A. Hamming Codes
Hamming codes are the first important error-correcting codes discovered in 1950 by Hamming [7] . They are widely used in computer random-access memory and other applications. Specifically, the Hamming (2 m − 1, 2 m − m − 1) code, for m ≥ 2, contains in total 2 m − 1 bits, which consist of m parity bits and 2 m − m − 1 data bits. It can correct up to any 1-bit error among the 2 m − 1 bits. Essentially, Hamming encoding and decoding are combinational, i.e., stateless. It is, thus, a special case of the decoder synthesis problem. However, directly applying our synthesis algorithm on a Hamming encoder yields an inverse function without any error-correction capability. To synthesize an error-correcting Hamming decoder, the noise model must be embedded into the encoder.
To embed the noise model into a Hamming (2 m − 1, 2 m − m − 1) encoder, we introduce auxiliary registers and logic components to the encoder as shown in Fig. 8 . In the figure, m auxiliary registers are added, which feed to a m-to-2 m binary-to-decimal decoder. Essentially, their values determine whether an error occurs and, if it occurs, which one of the code bits is flipped. (When the m register values are all 0, the circuit outputs are error-free. In other cases, exactly one of the circuit outputs is erroneous.) Since at most one of the binary-to-decimal decoder outputs valuates to logic value 1, at most one of the Hamming encoder outputs is flipped.
Since the variables correspond to the auxiliary registers are free (with values unspecified), the SAT solving of the decoder synthesis essentially explores all 2 m truth assignments. Therefore, the synthesized decoder is capable of correcting up to any 1-bit errors as Proposition 7 asserts.
Proposition 7: The synthesized decoder of the noisy Hamming encoder of Fig. 8 can correct up to any 1-bit error.
B. Convolutional Codes
Convolutional codes, introduced by Elias in 1955 [5] , are another popular family of error-correcting codes. They differ from Hamming codes (generally speaking, block codes), where disjoint blocks of an input message are encoded, in that nondisjoint blocks of an input message are processed in a streaming manner. A convolutional code is commonly specified by two parameters: its code rate r and constraint length . Let p be the number of input bits, q the number of output bits, and m the number of registers; then r = p/q and = p(m − 1). Except for deep-space applications, typical code rates range from 1/8 to 7/8 with p and q from 1 to 8, and m from 2 to 10. As an example, Fig. 9 shows a rate-1/2 convolutional code encoder with three registers.
Since the standard decoding of convolutional codes often involves maximum-likelihood decisions for probabilistic error recovery, SAT-based decoder synthesis cannot be directly applicable. Rather, we cast the decoding problem in a different scenario considering a communication channel with sparse error injection. We pursue (conditional) exact data recovery, provided that any two errors do not occur within k consecutive data transmissions. When the errors are sparse, the synthesized decoder provides correct decoding with high probability. The assumption is valid for a bursty channel as well since interleavers can be applied on the encoder side to interleave burst errors [15] .
To synthesize the decoder with error-correcting capability, we embed an error source into the convolutional code encoder as shown in Fig. 10 . In the figure, the original encoder has inputs x and outputs y. The pseudo primary inputs e, with | e| = | y|, are introduced to flip at most 1-bit of the values of y. The original outputs y and the contaminated outputs y are multiplexed by a to-be-specified control signal as the primary outputs of the entire circuit. To specify the multiplexer control signal, the lower comparator checks whether the multiplexer output differs from y. If yes, it resets the counter value to zero, denoting that some error has taken effect. The upper comparator checks whether the counter value is less than some predefined constant θ. If yes, it enforces the multiplexer to select uncontaminated outputs y to ensure two adjacent errors cannot happen within θ time frames. (In our experiment, θ = 4.)
Note that, unlike the error source being introduced from the registers in the noisy Hamming encoder of Fig. 8 , the error of the noisy convolutional code encoder of Fig. 10 is inserted by the pseudo inputs e. Due to this difference, an error can possibly be introduced in every time frame in the convolutional code encoder. In addition, the counter and comparators ensure that two adjacent errors are separated by at least (θ + 1) time frames. Since any 1-bit error within a (θ + 1) time-frame window can possibly happen in the circuit of Fig. 10 , the synthesized decoder, if exists, can correct up to any 1-bit error within a (θ + 1) time-frame window.
Proposition 8: The synthesized decoder of the noisy convolutional code encoder of Fig. 10 can correct up to any 1-bit error in a (θ + 1) time-frame window. As mentioned earlier, although the assumption that no two adjacent errors occur within some k time frames may not always hold for practical communication channels, as long as the errors are sparse our synthesized decoder can still be used for error recovery with high fidelity similar to the standard maximum likelihood decoding scheme.
VI. Experimental Results
The proposed method, named DECOSY, was implemented in ABC [3] . The experiments were conducted on a Linux machine with Xeon 2.53 GHz CPU and 48 GB RAM. The benchmark circuits and executable codes of prior work [20] and [21] were obtained online [8] . The benchmark circuits and their statistics (including gate counts, circuit levels, register counts, and datapath widths) are listed in Table II . The profiles of circuits XGXS, XFI, Scrambler, PCIE, and T2Ethernet can be found in [20] . Three additional designs: the HM series, implementing the Hamming code encoder of Section V, the CC series, implementing the (rate-1/2) convolutional code encoder of Section V, and AD, implementing the 0-1 alternation detector of Fig. 1 , were created. The circuits in VERILOG were converted to the BLIF format for optimization in ABC. The final decoder circuits were mapped into standard cells with the mcnc.genlib library. We conducted three sets of experiments: comparison with [20] on decoder generation in Table III , comparison with [21] on decoder existence checking and generation in Table IV , and comparison with [21] on decoder existence checking for circuits without decoders in Table V. Note that the executables of [20] and [21] were implemented in OCaml running zChaff [14] , whereas ours were implemented in C running MiniSat [6] . The reported runtimes in [20] and [21] were obtained on a CentOS 5.2 Linux machine with AMD Athlon 64 X2 dual core 2.4 GHz CPU and 6 GB RAM, and with Intel Core 2 Q6600 2.4 GHz CPU and 8 GB RAM, respectively. They were repeated in the parentheses in the fifth column of Table IV and  the second column of Table V for reference. It is interesting to notice the curious runtime inconsistencies. Table III compares decoder generation results of [20] and DECOSY with respect to the prespecified parameters given in [20] , which are not repeated here to save space. The obtained decoder circuits were optimized with ABC under script strash; dsd; strash; dc2; dc2; dch; map. The decoder area, delay, and computation time (including decoder generation time plus script optimization time in seconds) are shown. (The decoders generated by [20] were in the Verilog format, and were converted to BLIF for optimization under the same script.) As shown, the optimization script effectively reduced all of the decoders generated by the prior method and DECOSY within 2.13 s. Except for PCIE and T2Ethernet, DECOSY achieved similar or better results. For PCIE and T2Ethernet, the XOR-minimization efforts of [20] were likely taking effect (as noted in [20] that communication circuits are commonly XOR-dominated). On the other hand, for the larger circuits XFI and HM (15, 11) , DECOSY achieved more impressive improvements. (For the HM circuits, the prior method missed decoder generation at the time-frame expansion where the decoder is supposed to exist, perhaps due to implementation problems. The data, marked " §" in Table III as well as in  Table IV , were obtained by our own reimplementation of [20] for referential purposes.) As the decoders of HM(31, 26) and above computed by any means were too large to be practically optimized by the ABC script, they were not listed.
To compare the synthesized decoders against their manually designed counterparts, we consider the Hamming decoders. The area/delay of the manually designed HM (7, 4) [respectively HM (15, 11) coders are slightly better in delay but much worse in area.
(Comparisons for convolutional code decoders are not performed due to our nonstandard interpretation of the decoding scheme.) For other circuits, similar comparisons can be found in [20] . Note that, even if a synthesized decoder can be suboptimal, they can be still useful in the verification purpose. [20] . The HM − err circuits, on the other hand, were derived by embedding noisy channels with memory and multibit flipping capability into the HM circuits. These circuits and AD have no decoders. In all the cases, DECOSY (by default with the aforementioned L ± n,p constraint enforced) concluded decoder nonexistence under parameters (n, p) = (0, 0), i.e., without time-frame expansion, except for the HM − err series requiring multiple time-frame expansion. It tends to suggest that DECOSY can be effective in detecting decoder nonexistence and beneficial to assisting design verification. In contrast, the prior method [21] is incomplete and less effective in detecting decoder nonexistence.
[The prior method [21] encountered a memory problem when executing HM(255,247) − err.] On the other hand, to study the usefulness of the (optional) L ± n,p constraint, it can be seen, by contrasting the last two columns of Table V , that not only the number of expanded time frames but also the runtime can be effectively reduced.
To study the scalability of our method, the parametric HM and HM − err series circuits can be useful. Fig. 11 plots the relationship between the datapath width and the runtime for decoder (non)existence checking of the Hamming coding scheme. Since the prior method (even with our reimplementa- tion for the decoder-existent cases) is less effective, it was not included in this plot. These two curves suggested that existence checking (even without decoder generation) could be, in general, more sophisticated than nonexistence checking. Moreover, it is somewhat surprising to observe that the runtime of checking HM (15, 11) is worse than that of HM(31, 26). This phenomenon might result from the unpredictability of SAT solver performance.
VII. Discussions
We discuss some issues about our experience reimplementing the prior decoder generation algorithm [20] , synthesizing decoders for error-correcting codes, verifying decoder correctness, and potential decoder minimization.
A. Prior Work Reimplementation
The decoder construction algorithm by Shen et al. [20] enumerated ALLSAT assignments to, in our notation, the formula
with projection onto the output variables y t , for t = −n, . . . , p. Let F be the formula p t=−n T t . To simplify the ALLSAT process, the authors further proposed to simplify F by intersecting it with the unsatisfiable core of (1). Let F be the resultant simplified formula. Although this formula simplification can possibly improve decoder construction, it may occasionally yield completely negative effects as we discuss below.
Consider the decoder function of x 0 i . Its onset (respectively offset) corresponds to the assignments to the output variables y t , for t = −n, . . . , p that make formula F ∧ x 0 i (respectively F ∧ ¬x 0 i ) remain satisfiable. Its don't-care set, on the other hand, corresponds to those that make formula F unsatisfiable. By simplifying F to F , the effective onset and offset are increased whereas the don't-care set is reduced.
Such changes may cause two negative effects. 1) There are more satisfying assignments to enumerate because F ∧ x 0 i is easier to satisfy than F ∧ x 0 i . 2) Given a satisfying assignment to F ∧ x 0 i , it is harder to minimize (either by removing the variable assignments irrelevant to the satisfiability, namely BFL − UNSAT in [20] , or by searching XOR-gate implementation, namely XORMIN in [20] ) because expanding the assignment becomes more likely to intersect with the increased offset. These negative effects are much amplified, especially when F is substantially simplified from F . It is, therefore, a tradeoff to utilize what amount of the unsatisfiability core information although simplifying formula F may potentially reduce the efforts in individual SAT queries.
Based on our reimplementation of [20] , we observed that the aforementioned effects are particularly noticeable in circuit XFI. Table VI shows the decoder generation times (without counting the time running the simplification script) under three different options of using unsatisfiable core information. The second column shows the runtime with F not being simplified, the third column shows that with F simplified as suggested in [20] , and the fourth column shows that with F simplified by our modified unsatisfiable core reduction, which enlarges the unsatisfiable core by taking into account the unsatisfiable core clauses in T * t of (1). The results might reveal that the unsatisfiable core reduction of formula F can be sensitive to SAT solving and nonrobust, although our reimplementation may not reflect how the reduction was actually implemented in [20] .
On the other hand, in our proposed decoder generation method we observed, from empirical experience, no much gain from simplifying formula F with unsatisfiable core information.
B. Error-Correcting Decoder Synthesis
In our case studies on Hamming codes and convolutional codes, it became apparent that current SAT solvers are only effective in solving small instances, especially for the decoder existent cases. The abundance of XOR constraints makes SAT solvers inefficient. Neither our approach, nor prior approach is scalable. As an example, the decoder of HM(31, 26) can be hardly generated due to inefficient SAT solving and large interpolants generated.
Although empirical experience suggests that encoder simplification may sometimes help reduce the efforts in decoder existence checking and synthesis, fundamental breakthroughs in SAT solving remain needed to cope with XOR constraints for practical synthesis of error-correcting decoders. Fortunately, there are recent attempts, such as CryptoMiniSat [18] , that show possible solutions to the current limitation.
C. Correctness and Equivalence Verification
To verify the correctness of a synthesized decoder, we unroll the encoder with some number of required time frames, and connect properly the expanded encoder outputs to the decoder inputs. The decoder is correct if the inputs of the expanded encoder at a specific time frame are identical to the decoder outputs. That is, we check whether the composition of the encoder and decoder is equivalent to an identity function.
For a given encoder specification, there can be many different decoders generated. The notion of their equivalences differs from the conventional notions of combinational and even sequential equivalence. Therefore, conventional equivalence checking does not apply. Rather, they are equivalent in the sense that they reverse the behavior of the same encoder. Their equivalences can surely be established by verifying individual correctness as mentioned above. On the other hand, equivalence verification of decoders without given an encoder can be challenging.
D. Decoder Simplification
Due to the special problem structure, the synthesized decoders are in the form of pipelined circuits with shift registers. Because of the shift registers, the set of reachable states of a decoder circuit can be far smaller than the entire state set. Unlike general sequential circuits with feedbacks, state reachability of pipelined circuits can be analyzed efficiently. Therefore, sequential don't cares with unreachable state information can be exploited for decoder simplification. Moreover, it may be possible to simplify a decoder with equivalent state identification [9] .
VIII. Conclusion and Future Work
We presented the first sound and complete approach to automatic decoder synthesis. Experiments showed that our method, based on incremental SAT-solving and Craig interpolation, effectively determined decoder (non)existence and generated decoders, if they exist. To optimize decoder, using a script of synthesis commands has turned out to be effective, despite potential further improvements. The synthesized decoders exhibit qualities comparable to prior work, which equipped with XOR-based decoder optimization. As a result, our approach may potentially benefit the design and verification of encoding/decoding systems in various applications.
As our current optimization did not exploit the fact that decoders are usually XOR-gate dominated designs, there is room for future improvement. As decoder synthesis is a new field, the available set of benchmark circuits is limited and remains to be expanded, especially, for the inclusion of large designs to probe the limitation and scalability of decoder synthesis algorithms. We also planned to perform more case studies on different encoding/decoding schemes.
